We study field-effect transistors realized from VO 2 nanobeams with HfO 2 as the gate dielectric. When heated up from low to high temperatures, VO 2 undergoes an insulator-to-metal transition. We observe a change in conductance (∼ 6 percent) of our devices induced by gate voltage when the system is in the insulating phase. The response is reversible and hysteretic, and the area of hysteresis loop becomes larger as the rate of gate sweep is slowed down. A phase lag exists between the response of the conductance and the gate voltage. This indicates the existence of a memory of the system and we discuss its possible origins.
PACS numbers: 71.30.+h,64.70.Nd,73.22.Gk VO 2 undergoes an insulator-to-metal transition accompanied by a change in its crystal structure 1,2 , the mechanism of which is still under debate. The transition temperature of a free crystal is 341 K. Its proximity to room temperature has motivated attempts at fabricating Mott field-effect transistors (FETs) to induce the phase transition by applying a gate voltage. Such experiments have so far been conducted on thin films of VO 2 3,4,5,6 . Other interesting applications of VO 2 include memory metamaterials 7 and memristors 8 . Recently it has been realized that single-crystalline VO 2 nanobeams support single or ordered metal-insulator domains in the phase transition 9, 10 . This eliminates the random, percolative domain structures occurring in thin films, and allows intrinsic transition physics to be probed. In this letter, we report on electrostatic gating measurements on single crystalline VO 2 beams 9,11 using HfO 2 as the gate dielectric. The devices have a hysteretic response and appear to possess a memory persisting over a large timescale (a few minutes). The field effect studies have been done at different temperatures in the insulating and metallic phases of the system. The VO 2 beams were grown using the vapor transport technique 9, 12 . Electrodes were designed by electron beam lithography followed by etching in Ar plasma (for removal of organic residue) and sputtering of Cr/Au to make Ohmic contacts. Figs. 1(a) and 1(b) show the optical microscope and atomic force microscope (AFM) images of VO 2 devices. The local gate electrode in the middle ( Fig. 1(a) ) is fabricated by first depositing a 20 nm layer of HfO 2 by atomic layer deposition and then sputtering Cr/Au on top. The typical width of the beams is 0.3-1 µm, and the thickness is 300-600 nm. Fig. 1(c) shows the resistance of a VO 2 beam as a function of temperature (data from Device 1). Stress builds up in the system as a) shamashis@tifr.res.in it is heated, and the system breaks up into alternating insulator and metal domains 10 . The metal domains first appear close to 341 K and on further heating, grow in size and number. The system becomes completely metallic at a much higher temperature. The temperature at which the system turns metallic varies from one device to another (380-400 K), and is dictated by the stress induced due to adhesion to the substrate. (The nanobeams are embedded in a 1.1 µm thick layer of SiO 2 grown on Si wafers.)
Two and four probe gating experiments were done inside an evacuated variable temperature probe station. Both two and four probe resistances of the same devices were measured (at various temperatures in both the insulating and metallic phases) and found to be similar. This indicates that the contact resistance is negligible compared to the intrinsic resistance of VO 2 . We have also confirmed that there is no leakage through the gate 12 . Fig. 1(d) shows the effect of gate voltage on the twoprobe conductance of a VO 2 device (Device 2) at 370 K. The dc gate voltage is swept slowly in a cycle (of duration 20 mins) with limiting values of -2.5 and 2.5 V. (The source-drain current used was set at an ac frequency and monitored with a lock-in amplifier.) Arrows indicate the direction of gate voltage sweep. The response of the conductance is hysteretic. Gate sweeps at different rates were conducted on the devices, with the following observation: the hysteresis loop area and maximum change in conductance become larger on making the rate of gate sweep slower. This is surprising and has been confirmed on several devices. Fig. 2(a) shows two probe conductance (G) as a function of gate voltage (V g ) at 360 K for Device 3 at different gate voltage sweep-rates. The cycle which is swept slowly over 27 mins (blue curve) has a much larger hysteresis than the one which is swept faster (red curve) in 10 mins. The area of the loop is computed as G∆V g where the summation extends over one cycle of gate voltage. In Fig. 2(b) , it is shown how the area of the loop increases with an increase in the cycle time (i.e., slowing down of the gate voltage sweep-rate). Another intriguing aspect is prominently seen in Figs. 1(d) and 2(a). As we increase V g up from 0 V to higher positive values (see Fig.  1(d) ), G increases. At the extreme value of 2.5 V, V g is reversed backwards. However, G does not start reducing immediately. It goes on increasing for a while and starts to reduce only after a time lag. (Denoting time as t, we can say that dG dt does not change sign simultaneously with dVg dt .) This implies that the system wants to persist in the state of 'increasing conductance' even though the gate voltage has reversed. This is a manifestation of the 'memory' or 'inertia' of the system. This memory effect In all these curves, it is seen that the maximum (minimum) of conductance is shifted in time from the maximum (minimum) of gate voltage. This shift, or 'phase lag' between the input and output signals, is the signature of a persistent effect. Slower the rate of sweep, larger is the time-delay. It is 5.6 mins for the slowest scan with a 27 mins cycle (Fig. 2(e) ).
The hysteresis is observed at temperatures at which the beam is in the insulating state, or there is a coexistence of metal and insulator domains 9 . No gating is observed in the full metallic state. We compute the 'normalized loop area'
G∆Vg G0
, where G 0 is the conductance at V g =0. The 'normalized loop area' as a function of temperature (close to the metallic transition) for Device 3 is plotted in Fig. 3(a) . The most prominent hysteresis for our devices is usually obtained in the temperature range 340-370 K, which is the temperature window in which multiple domains exist along the beam 9,10 . Also, it is shown in Fig. 3(b) how the 'normalized loop area' varies over a wide range of temperatures (starting from room temperature) for Device 1. Fig. 3(c) shows the gate voltage response (as a time chart) for Device 4 at two temperatures. At 370 K, the gate effect (G periodic with V g ) is observed. At 395 K, the VO 2 beam is closer to the full metallic transition and the gate effect has disappeared. However, there is a gradual variation of the conductance with time. This is the phenomenon of thermal 'creep' that we see in our devices. The conductance takes a long time to stabilize after the device is heated to a new temperature. This feature is noticed on all our devices and is illustrated in Fig. 3(d) (Device 5). The sample is heated up from 343 K, and it reaches the desired temperature of 351 K within 5 mins. However, even 15 minutes after that, the conductance of VO 2 has not stabilized. It goes on increasing at a slow rate. (The fractional change over the last 10 mins is 0.64 percent.) We define a quantity called 'creep' as the fractional change in conductance over a period of 10 mins after the sample has reached a new temperature. The variation with temperature of this quantity is plotted in The overall change in G is a few percent (∼6 percent in Fig. 1(d) and 1 percent in Fig. 2(e) ). Since the entire length of the wire is not covered by the gate, the fractional change in the gated region of Device 2 ( Fig.  1(d) ) turns out to be 14.4 percent 12 . The gate voltage primarily affects the carrier density close to the surface within the surface skin layer, the bulk being electrostatically screened from the gate. The threshold carrier concentration 14 in VO 2 has been estimated to be 8×10 18 cm −3 . Using this value, it is estimated that the amount of carriers induced by a gate voltage of 2.5 V is 8.3 percent of the intrinsic concentration. This is close (in terms of order of magnitude) to the fractional change in conductance due to gating. Hysteretic gating effects are known to arise in semiconductors due to the presence of surface states at the dielectric interface. These act as trapping centers for electrons. It is generally observed that on slowing down the rate of gate voltage sweep, the system is allowed time to equilibrate and hysteresis reduces 15 . Hysteresis due to slow traps (with relaxation time of a few minutes) have also been reported 16, 17 . But, in the aforementioned cases, the observed behavior on varying the sweep rate is the opposite of what we see in our devices. Hence, trap states do not seem to offer a possible explanation in our experiments.
Persistent effects have been observed in earlier studies on VO 2 (in two terminal memristive devices 8 and infrared response of gated VO 2 films 18 ). In our experiments, there is no gate leakage 12 and hence, heating can be ruled out as a possible cause behind the persistent effect. There is not much information in literature about mechanical relaxation in VO 2 . It is probable that mechanical relaxation time in VO 2 is quite large. When heated to a new temperature, it would take a considerable period of time for the stress pattern and the relative domain sizes (and hence, conductance) to settle down. This explains the thermal 'creep'. The VO 2 crystal has electric dipoles with antiferroelectric coupling 14 . The coupling strength will depend upon the spatial separation between the lattice sites, thus providing a coupling between the dipolar arrangement and the strain state. Hence, the gate voltage will also affect the strain state, and relaxation of the dipolar arrangement will have a similar timescale as the mechanical relaxation. This may explain the slow processes leading to the time-delay in gate effects (Figs.
2(c)-(e)).
In summary, we have fabricated three terminal field effect devices from VO 2 nanobeams using HfO 2 as the dielectric. We observe gate effects in conductance and the response is hysteretic. The dependence of electrostatic gating effects on the sweep rate and a phase lag between the reversal of conductance and gate voltage indicates that our devices have an intrinsic memory with a large timescale of a few minutes. This is interesting from the point of view of probing the physical origin of persistent effect in the insulating phase of VO 2 . Also, single crystalline nanobeams with a smaller thickness may exhibit more pronounced electrostatic gating effects and can have important implications in the design of Mott FETs and memory devices.
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